

Figure 1 (Prior Art)




Figure 2A

Figure 2B is a block diagram of a system architecture for processing video data. The system includes a video source (111) that outputs video data to a video processor (110). The video processor (110) includes an STM-N AU FIFO (110) and an STM-N SOH FIFO (120). The video processor (110) outputs video data to a video sink (113). The video processor (110) also outputs video data to a video sink (123).




Figure 2B

1044230 "201303250
 Payload Area
 162




Figure 3A (Prior Art)




Figure 4




Figure 5




Figure 6




Figure 7